PARAMETER COORDINATION OF MODULAR MULTILEVEL CONVERTER FOR ROBUST DESIGN DURING DC POLE TO POLE FAULT

Shanshan Wang  
CEPRI – China  
sswang@epri.sgcc.com.cn

Xiaoxin Zhou  
CEPRI – China  
xxzhou@epri.sgcc.com.cn

Guangfu Tang  
CEPRI – China  
gftang@epri.sgcc.com.cn

Zhiyuan He  
CEPRI – China  
hezhiyuan@epri.sgcc.com.cn

ABSTRACT
Sub-module over-current caused by dc pole-to-pole fault in modular multilevel converter based HVDC (MMC based HVDC) system is one of the important research objects about its electrical characteristics. In this paper, the fault mechanism before and after the converter blocked was analyzed respectively and the circuit model for the analysis of sub-module over-current was explored. The analytic equation for over-current calculation was deduced and a detailed analysis was also performed. The results indicate that the sub-module over-current is the ac system three phase short circuit current superposed the discharging current before the converter blocked, and the sub-module over-current is the ac system three phase short circuit current superposed the valve reactor freewheeling current after the converter blocked. The appropriate valve reactance and sub-module capacitance slow down the rate of fault current rise to leave enough time for the protection. This paper provides references for sub-module components electrical design.

INTRODUCTION
For many years of successful application in traction and medium voltage drive systems, the VSC (Voltage-Sourced Converter) utilizing modern IGBTs (Insulated Gate Bipolar Transistors) has become important in power transmission and distribution such as HVDC (High voltage Direct Current) and FACTS (Flexible Alternate current Transmission Systems) applications.

A new MMC (modular multilevel converter) topology has been introduced into VSC based HVDC applications in recent years[1]. Its arms act as controllable voltage sources with a high number of possible discrete voltage steps. A very smooth and nearly ideal sinus waveform can thus be generated with MMC converters. Each of these variable voltage sources is designed with a number of identical but individually controllable sub-modules, shown in Fig. 1[2].

The engineering design of the MMC should not only stabilize the normal operation, but also ensures the converter operates within enough safety margins during the ac and dc side faults. Sub-module over-current caused by dc pole-to-pole fault in MMC based HVDC system is one of the important stresses that should be considered during design. Reasonable parameter coordination offers the protection enough time to cut off the over-current flowing through the switch devices.

This paper gives an insight into the dc pole to pole fault mechanism before and after the converter blocked. Then the circuit models for calculation of the sub-module over-current are explored. Based on the circuit models the over-current and the current rise time can be calculated. According to the above models and equations the engineers can understand the principle of the arm parameters coordination easily and choose the appropriate value for the project robust design.

FAULT MECHANISM
The bipolar cable dc lines are almost used in all the existing VSC-HVDC projects. This paper focuses on the dc cable pole to pole fault, which is permanent and has nothing to do with grounding arrangement.

Fig. 1 Topology of MMC

Fig. 2 Decomposition graph of the arm current
The dc pole-to-pole fault causes the sub-module dc capacitor to discharge; meanwhile the sub-module suffers the over-current fed by ac system, shown in Fig. 2. However, the current rate of rise is suppressed by the valve reactor, which gives enough time for the protection to block the converter. After blocking, only the diode D2 suffers the short-circuit current.

### Circuit model before blocking

The number of sub-modules with full module voltage in one phase unit is always 'n' before the converter blocking, so the equivalent capacitance of a phase is $C_0/n$. Thus the nonlinear switching process of the sub-modules can be neglected and the superposition principle can be applied.

The sub-module dc capacitor in one phase discharging equivalent circuit is shown in Fig. 3. The discharging current flowing through the IGBT $T_1$, the valve reactor and the stray resistor, see Fig. 3(a). This is a typical second order circuit, so can be solved according to the circuit in Fig. 3(b). The two valve reactors in series of a phase is represented by $2L$. And $2C_0/n$ equal to the discharging capacitance because all the dc capacitor of upper and lower arm would discharge if the converter was not blocked. The stray resistor of a phase is $R_{stray}$.

![Fig. 3 Single phase equivalent circuit of Sub-module capacitors discharging](image)

Due to the real $R_{stray}$ is much less than $2\sqrt{nL/C_0}$, the discharging process is oscillating. The initial conditions are shown in Fig. 3(b). So the total capacitor voltage is

$$u_c = e^{-at} \left[ \frac{U_{dc} a}{\omega} \sin(\alpha t + \phi) - \frac{nL}{2\omega C_0} \sin(\alpha t) \right]$$

(1) where $\tau$ is the time constant for the discharging current attenuation, $a_0$ is the natural frequency, $\omega$ is the oscillating current angular frequency, and $\alpha$ is the oscillating current initial phase angle. All the above is determined by the circuit parameters:

$$\tau_1 = \frac{4L}{R_{stray}}$$

$$\alpha_0 = \frac{1}{2} \sqrt{\frac{n}{LC_0}}$$

$$\omega = \frac{1}{2} \sqrt{\frac{n}{LC_0} - \left(\frac{R_{stray}}{2L}\right)^2}$$

$$\alpha = \arctan\left(\frac{4nL}{C_0 R_{stray}^2} - 1\right)$$

(4)

(5)

Generally, $(R_{stray}/2L)^2$ is far below $n/LC_0$, then $\omega$ is almost equal to $a_0$.

According to the relationship between the current and voltage of a capacitor, the discharging current can be deducted as

$$i_t = e^{-at} \left[ \frac{U_{dc}}{nL} \sqrt{\frac{C_0}{nL}} \sin(\alpha t) + I_1 \cos(\alpha t) \right]$$

(6)

Define $\beta = \arctan\left(\frac{I_1}{U_{dc} \sqrt{\frac{nL}{C_0}}} \right)$, so equation (6) is changed to

$$i_t = e^{-at} \left[ \frac{U_{dc}}{nL} + I_1^2 \sin(\alpha t + \beta) \right]$$

(7)

The discharging current peak value increases with the increase of its initial absolute value.

![Fig. 4 Relationship between the discharging current and its initial value](image)

If the ac bus of converter substation is far away from the power plant, the generator fault transient could be neglected. But the reverse is not true. So taking the fault current fed by the ac system into account, the real peak current is

$$I_{peak} = \frac{C_0 U_{dc}^2 + I_1^2 + I_{f\text{, fault}}}{2\sqrt{nL}}$$

(8)

### Circuit model after blocking

The single phase equivalent circuit after blocking is illustrated in Fig. 5, where $u_t$ is the equivalent source
phase voltage, $L_{eq}$ represents the equivalent reactance and $R_{eq}$ equals to the equivalent resistant between the source and the converter. $D_{up}$ means all of $D_2$ in the upper arm, and $D_{down}$ refers to the lower arm.

$$\text{Fig. 5 Single phase equivalent circuit of the substation after blocking the converter}$$

The changed circuit configuration caused two transient processes. 1) The capacitor discharging converts to the reactor freewheeling (see the dashed line in Fig. 5); 2) The current from the ac system just passes through $D_2$ (see the dash dotted line in Fig. 5).

The diodes $D_2$ conduct until the freewheeling current decrease to 0, so the equivalent is one order. Assume $u_s = \sqrt{2}U_s \sin(\omega_b t)$, in which $\omega_b$ is angular line frequency. Then the upper arm current is expressed as

$$i_{2\uparrow} = -\frac{\sqrt{2}U_s}{2|Z|} \cos(\omega_b t + \gamma) + I_s e^{-\frac{t}{\tau_2}}$$

(9)

where

$$\tau_2 = \frac{2L}{R_{stray}}$$

(10)

$$|Z| = \sqrt{(R_{eq} + R_{stray}/4)^2 + \omega_b^2 (L_{eq} + L/2)^2}$$

(11)

$$\gamma = -\arctan\left(\frac{\omega_b (L_{eq} + L/2)}{R_{eq} + R_{stray}/4}\right)$$

(12)

The lower arm current is deduced to

$$i_{2\downarrow} = \frac{\sqrt{2}U_s}{2|Z|} \cos(\omega_b t + \gamma) - I_s e^{-\frac{t}{\tau_2}}$$

(13)

Due to the unilateral diode, the arm current will reverse after the freewheeling current changes to 0. In the fault steady-state the dc offset appears. When $R_{eq} = R_{stray} = 0$, the largest current is

$$i_{2\uparrow} = \frac{\sqrt{2}U_s}{2(\omega_b L_{eq} + \omega_b L/2)} [1 - \cos(\omega_b t)]$$

(14)

$$i_{2\downarrow} = \frac{\sqrt{2}U_s}{2(\omega_b L_{eq} + \omega_b L/2)} [1 + \cos(\omega_b t)]$$

(15)

However the breaker has tripped before the fault steady-state and the current becomes lower. So it is not the emphasis in real project.

Fig. 6 gives the arm current simulation and calculation curve after blocking the converter but before the fault steady-state. The calculation conforms to the simulation. It could be concluded that the method is feasible.

PARAMETER ROBUST DESIGN

In fact the converter is blocked within several $ms$. What suffers the most serious over-current stress is the diode $D_2$ in sub-modules. The diodes are protected by the parallel thyristor. The appropriate parameters should be chosen for the sub-module dc capacitors and valve reactors in order to leave enough time for the protection to act.

The equation (7) can be used in engineering design. Fig. 7 shows the discharging current with different sub-module capacitance. The discharging current is almost the same before $3\ ms$. So the valve reactance is decisive.

![Fig. 7 Discharging current with different sub-module capacitance](image-url)}
\[ t_{\text{rise max}} = 2 \sqrt{\frac{LC_{\text{max}}}{n}} \arctan\left[ \frac{U_{dc}}{I_0} \sqrt{\frac{C_{\text{max}}}{nL}} \right] \] (16)

CONCLUSIONS

This paper researched on the dc pole to pole fault in MMC based HVDC. The results indicate that the sub-module over-current is the ac system three phase short circuit current superposed the discharging current before the converter blocking, and the sub-module over-current is the ac system three phase short circuit current superposed the valve reactor freewheeling current after the converter blocking.

The valve reactance is the main factor to decide the fault current rise time and can be calculated by an analytic equation.

The valve reactance should be coordinated by the sub-module dc capacitance to ensure a robust protection system.

APPENDIX A

1) Simulation parameters in PSCAD model
The ac terminal voltage: 105V;
Transformation ratio: 105V/332V;
Valve reactance: 1.4mH;
Sub-module dc capacitance: 6000μF;
The diode turn-on loss equivalent resistance: 0.01Ω.

2) Fault time setting
The fault is located at the converter dc bus. It begins at 0.5s. The converter is blocked at 0.51s and the trip time is 0.6s.

REFERENCES